Controllers for Notebook Computers. Excellent dynamic response. Strong 1A on-board gate drivers ensure fast external. These devices feature a logic-controlled and synchroniz-. This reduces noise and RF interference. Asserting the SKIP pin enables fixed-frequency.
|Published (Last):||14 May 2010|
|PDF File Size:||10.7 Mb|
|ePub File Size:||4.51 Mb|
|Price:||Free* [*Free Regsitration Required]|
Controllers for Notebook Computers. Excellent dynamic response. Strong 1A on-board gate drivers ensure fast external. These devices feature a logic-controlled and synchroniz-. This reduces noise and RF interference. Asserting the SKIP pin enables fixed-frequency. All these devices include secondary feedback. PWM 3. SECFB provides a method for adjusting the sec-.
Notebook and Subnotebook Computers. PDAs and Mobile Communicators. SMPSs on. Ordering Information continued on last page. Pin Configurations and Selector Guide appear at end of data. For small orders, phone ext. Each step-. The output. The gate-drive signal to the N-channel. Devices in the MAX family contain ten major circuit. The two pulse-width modulation PWM controllers each. MAX contain fault-protection circuits that monitor. A power-on sequence block controls the power-.
MAX include a secondary feedback network and. Bias genera-. The PWMs share a common. Instead, the 5V VL linear regulator steps. The synchronous-switch gate drivers are. An automatic. PWM Controller Block. The two PWM controllers are nearly identical. The only. The heart of each current-mode PWM con-. PWM controller is a direct-summing type, lacking a tra-. This direct-summing configuration approaches. Idle Mode dramatically improves light-load efficiency. It keeps the peak inductor current.
Idle Mode. As the. Table 3. Low Light. Low Heavy PWM. Pulse-skipping, supply cur-. Constant-frequency PWM,. Excellent dynamic response corrects output load transients caused by the latest dynamic-clock CPUs within five kHz clock cycles. These devices feature a logic-controlled and synchroniz- able, fixed-frequency, pulse-width-modulation PWM operating mode. This reduces noise and RF interference in sensitive mobile communications and pen-entry appli- cations.
Asserting the SKIP pin enables fixed-frequency mode, for lowest noise under all load conditions. SECFB provides a method for adjusting the sec- ondary winding voltage regulation point with an external resistor divider, and is intended to aid in creating auxiliary voltages other than fixed 12V.
Devices in the MAX family contain ten major circuit blocks Figure 2. A power-on sequence block controls the power- up timing of the main PWMs and determines whether one or both of the outputs are monitored for undervolt- age faults. Instead, the 5V VL linear regulator steps down the battery voltage to supply both VL and the gate drivers. The synchronous-switch gate drivers are directly powered from VL, while the high-side switch gate drivers are indirectly powered from VL via an external diode-capacitor boost circuit.
The only differences are fixed output settings 3. The heart of each current-mode PWM con- troller is a multi-input, open-loop comparator that sums three signals: the output voltage error signal with respect to the reference voltage, the current-sense sig- nal, and the slope compensation ramp Figure 3. The PWM controller is a direct-summing type, lacking a tra- ditional error amplifier and the phase shift associated with it.
This direct-summing configuration approaches ideal cycle-by-cycle control over the output voltage. Idle Mode dramatically improves light-load efficiency by reducing the effective frequency, which reduces switching losses.
Idle Mode transitions seamlessly to fixed-frequency PWM opera- tion as load current increases. As the high-side switch turns off, the synchronous rectifier latch sets; 60ns later, the low-side switch turns on.
The low-side switch stays on until the beginning of the next clock cycle. Maxim Integrated Products. Analog Devices.
MAX1632 Buck Controller overview
MAX1632 Datasheet PDF